1131_Digital Logic and Laboratory_333679
Registration：Now ~ Any Time
Course Period：Now ~ Any Time
LINE sharing feature only supports mobile devices
Course Intro
Course Resources
-
20240909
-
20240923
-
進位轉換
-
實驗一二
-
Modelsim 安裝
-
[錄] 12091321
-
NTUT_Verilog_Tutorial_202212_v2
-
[錄] 12091328
-
[錄] 12091413
-
upload_Verilog
-
[錄] 12091518
-
[錄] 12091621
-
verilog 實驗一
-
[錄] 12231317
-
[錄] 12231412
-
[錄] 12231516
-
[錄] 12231612
-
Verilog 實驗二
-
Logic_Combination
-
Logic_FlipFlop
-
Counter
Teacher / 莊政達
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|