1111_Advanced FPGA system design_308796
Course Period：Now ~ Any Time
LINE sharing feature only supports mobile devices
Course Intro
Course Resources
-
111_1_FPGA_職電機所_課程進度表
-
FPGA_CH02_Qutas II_decode process (7)
-
Verilog_CH02_Verilog HDL(76)
-
Verilog_CH09_RAM_ROM(47)
-
FPGA_CH01_Qutas II_install(13)
-
Verilog_CH06_Resource combination logic (58)
-
FPGA_CH03_Qutas II_Practice(28)
-
Verilog_CH00_Software_Install_Operation(37)
-
Verilog_CH03_Time Data Output (53)
-
Verilog_CH04_Function and task (35)
-
Verilog_CH05_Advanced Compiler Command (42)
-
FPGA_CH06_DE2_Module Designs (53)
-
Verilog_CH07_Sequential State (60)
-
FPGA_CH04_Design three methods (110)
-
Verilog_CH01_Introduction to Logic Circuits (48)
-
Verilog_CH08_FSM example (47)
-
FPGA_CH05_IP Applications (107)
-
FULLADD
-
FULLADD_test
-
001_Verilog_ModelSim_Codes
-
002_Privitive Function_ModelSim_Codes
-
104_1_FPGA_Final_test
-
104_1_FPGA_midterm_test
-
106_1_FPGA_Midterm_test
-
107_2_FPGA_Final_test
-
106_1_FPGA_Midterm_test
-
108_2_FPGA_Final test
-
107_2_FPGA_Final_test
-
102_1_FPGA_Final_test
-
108_2_FPGA_Final test
-
108_2_FPGA_Final test_New
-
102_1_FPGA_midterm_test
-
111_1_FPGA_職電機所_成績單_Final
Teacher / 宋國明
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|